,	Please type	a plus sign	(+) inside this bo	x → [+]	An	proved	PTO/SB/21 (08-00) for use through 10/31/2002. OMB 0651-003				
Under the Paperwo				and Trade	emark (nation t	Office: U.S. DEPARTMENT OF COMMERC unless it displays a valid OMB control number					
		Application Number			10/065,016						
TRANSMITTAL FORM (to be used for all correspondence after initial filing)				Filing Date			September 12, 2002				
				First Named Inventor			Olivier Boireau				
				Group Art Unit			9841				
		Examiner Name			Lourdes C. Cruz						
Total Number of Pages in This Submission			12	Attorney Docket Number			71522-2				
ENCLOSURES (check all that apply)											
⊠ Fee Transm	ittal Carra				apply)						
* * * * * * * * * * * * * * * * * * *	Fee Transmittal Form Fee Attached		Assignment Papers (for an Application) Drawing(s)			 ☐ After Allowance Communication to Group ☐ Appeal Communication to Board of Appeals and Interferences ☐ Appeal Communication to Group 					
☐ Amendment	☐ Licensing-related Papers										
☐ After Fina	☐ After Final			□ Petition			(Appeal Notice, Brief, Reply Brief)				
☐ Affidavits	Petition to Convert to a				☐ Proprietary Information ☐ Status Letter						
☐ Extension of Time Request		Provisional Application Power of Attorney, Revocation Change of Correspondence				Aďdi	itional Enclosure(s)				
☐ Express Aba	☐ Express Abandonment		Address Terminal Disclaimer			Dec	ase identify below): claration in Support of Petition				
Request	Request		Request for Refund				FAX RECEIVED				
Statement Certified Cop	☐ Certified Copy of Priority		CD, Number of CD(s)								
Document(s) Response to Missing Parts/		Remarks				<u> </u>	MAR 1 7 2003				
Incomplete Application Response to Missing		Hemains				TECHNOLOGY CENTER 2800					
Parts und 1.52 or 1.											
	SIGNA	TURE O	F APPLICA	NT, ATTORNE	Y, OR	AGE	NT				
Firm	McGARRY BAI	RLLP									
or Individuat name	Joel E. Bair, Reg	. No. 33,35	6								
Signature											
Date	Date / 17 Mavel 2003										
		С	ERTIFICAT	E OF MAILING	***********						
		nce is beir	ng forwarded	to Examiner Lour	des Cru	z via	facsimile sent to 703-872-9318				
Typed or printed na	ped or printed name Andrea R. Wolters										
Signature	wal	WHO	Date		m	anch 17 2003					
Burden Hour Statement: comments on the amount Washington, DC 20231. I 20231.	This form is estimated of time you are require DO NOT SEND FEES	to take 0.2 h d to complet OR COMPL	ours to complete e this form shou ETE FORMS TO	Time will vary depended be sent to the Chief. THIS ADDRESS. SE	iding upon Information ND TO: C	the ne	eds of the individual case. Any ser, U.S. Patent and Trademark Office, sloner for Patents, Washington, DC				

Under the Paperwork Reduction Act of 199	5. no persons are recu	uired to respo	U.S. Patent and Tr	Approved for use infough 04/30/2003	TO/SB/17 (01-03) OMB 0851-0032 OF COMMERCE			
FEE TRANS	RAITTA		U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE to respond to a collection of information unless it displays a valid OMB control number. Complete if Known					
I LE INAINS	PIVIIIIA	Application Number 10		0/065,016				
for FY 2)UU3		ng Date	September 12, 2002				
Effective 01/01/2003. Patent fees are su		First Named Inventor		Olivier Bolreau				
		1.		Lourdes C. Cruzax BECEIVED				
- Francis County Status,	See 37 CFR 1.27	Art Unit		TOURS OF CITY AND IN	EVENA			
TOTAL AMOUNT OF PAYMENT	(\$) 130.00		Attorney Docket No. 71522-2 MAR 1 7 200					
METHOD OF PAYMENT (check	all that apply)	FEE CALCULATION (continued)						
Check Credit card Money Order	Other None	1 01114						
Deposit Account:		Large Entity , Small Entity						
Deposit Account 50-2003	Fee Fee Code (\$)	ode (5) Code (5) Fee Description						
Number Deposit		1051 130	2051 65 Surch	arge - late filing fee or oath	Fee Paid			
Account Name McGarry Bair PC	1052 50	2 50 2052 25 Surcharge - late provisional filing fee or cover sheet						
The Commissioner is authorized to: (check ell	that apply)	1053 130	1	n-English specification				
Charge fee(s) Indicated below Cred	t any overpayments	1812 2,520		ng a request for ex parte reexaminatio	n			
Charge any additional fee(s) during the pende	ncy of this application	1804 920		sting publication of SIR prior to	1 11			
Charge fee(s) indicated below, except for the to the above-identified deposit account.	filing fee	1805 1,840	* 1805 1,840* Reque	sting publication of SIR after				
FEE CALCULATION		1251 110		ion for reply within first month				
1. BASIC FILING FEE		1252 410		sion for reply within second month				
Large Entity Small Entity Fee Fee Fee Fee Description	See Daid	1253 930	2253 465 Extens	sion for reply within third month				
Code (\$) Code (\$)	Fee Paid	1254 1,450		ion for reply within fourth month				
1001 750 2001 375 Utility filing fee		1255 1,970	2255 985 Extens	ion for reply within fifth month				
1002 330 2002 165 Design filing fee 1003 520 2003 260 Plant filing fee		1401 320	2401 150 Notice					
4004 750 Page 1		1402 320		brief in support of an appeal	<u> </u>			
1004 750 2004 375 Reissue filing fee 1005 160 2005 80 Provisional filing f		1403 280 1451 1,510		at for oral hearing				
		1452 110		to institute a public use proceeding	 			
	\$) 0	1453 1,300		to revive - unavoidable				
2. EXTRA CLAIM FEES FOR UTILITY	AND REISSUE	1501 1,300	1	to revive - unintentional ssue fee (or reissue)	7 -			
Total Claims Extra Claims	palow Fee Paid	1502 470	2502 235 Design					
-20	\$0 \$0	1503 630	2503 315 Plant is	sue fee				
Multiple Dependent	30	1460 130	1460 130 Petition	s to the Commissioner	130			
Large Entity Small Entity		1807 50		sing fee under 37 CFR 1.17(q)				
Fee Fee Fee Fee Description Code (\$) Code (\$)	<u>n</u>	1806 180	1806 180 Submis	sion of Information Disclosure Stmt				
1202 18 2202 9 Claims in excess	of 20	8021 40	8021 40 Recordi	ng each patent assignment per (times number of properties)				
1201 84 2201 42 Independent claim		1809 750	2809 375 Filing a	submission after final relection				
1203 280 2203 140 Multiple depender	delaim territ	1810 750	(37 CFF	(1.129(a))				
1204 84 2204 42 ** Reissue indepe	ndent claims		examine	n additional invention to be ad (37 CFR 1.129(b))				
over original pat 1205 18 2205 9 Reissue claims	1801 750	2801 375 Reques						
and over origina	1802 900	2 900 1802 900 Request for expedited examination of a design application						
SUBTOTAL (2)		Other fee (specify)						
**or number previously paid, if greater, For Reis	sues, see above	*Reduced by Basic Filing Fee Paid SUBTOTAL (3) (\$) 130.00						
SUBMITTED BY				(Complete (if applicable)				
Joel E Bair		Registrat		Telephone (616) 742-35	00			
ignature Affam		(Attorney/A	30,000		(7/142-3500)			
	-				<i>1917</i> - \			

WARNING: Information on this form may become public. Credit card information should not

WARNING: Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038.

This collection of information is required by 37 CFR 1.17 and 1.27. The information is required to obtain or retain a benefit by the public which is to file (and by the including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Commissioner for Patents, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO:

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:

Olivier Boireau

For:

INTEGRATED CIRCUIT PACKAGE AND PRINTED CIRCUIT BOARD

ARRANGEMENT

Serial No.:

10/065,016

Examiner:

Lourdes C. Cruz

Filed:

September 12, 2002

Group Art Unit: 2841

Atty. Docket: 71522-2

Confirmation No.: 5731

I nereby certify that this correspondence is, on the date-snow(below being)

I deposited with the United States Posta Service
with sufficient postage as first ideas final, in an envelope to Examiner Louries C: Cruz et 703-872-9318

Washington, DC 20231

Date: March: 12003 | Andrea R: Wolters

(type or print name of person certifying)

Commissioner for Patents Washington, D.C. 20231

MAR 1 7 2003

Sir:

TECHNOLOGY CENTER 2800

PETITION TO MAKE SPECIAL

Pursuant to 37 CFR §1.102(d), Applicant hereby petitions the Commissioner to make the above-referenced application, Serial No. 10/065,016, special for the reason that an infringing device is presently being made, offered for sale, sold, or used in the United States. This petition is accompanied by the requisite statement in support hereof, and the fee set forth in 37 CFR §1.17(h).

The references most closely related to the subject matter of the claims are U.S. Patent No. 4,994,902 to Okahashi et al. and U.S. Patent No. 5,923,540 to Asada et al. Copies are attached. The U.K. Patent Office cited these references during examination of the priority application in the U.K., which application has claims substantially similar in scope to those of the present application.

Application No. 10/065,016 Filed: September 12, 2002 Page 2 of 4 Examiner: L. Cruz Art Unit: 2841

Okahashi '902 discloses a random set of pin locations (as illustrated in FIG. 6 and FIG. 7) for ground and power supply pins. There is no disclosure of inner portions and outer portions of an integrated circuit package. If it were to be interpreted by a person having ordinary skill in the art that the three rows and columns may be understood to comprise an outer portion, a middle portion and an inner portion, it is noted that one clock signal is located on an outer portion (outside row/column) and one clock signal located on a middle portion (of three rows/columns). The focus of Okahashi '902 is to link layers of multi-layer packages by arranging similar contacts/ pins to coincide vertically to higher layers, and is not remotely concerned with the difficulty in routing paths to/from the printed circuit board to the respective IC pins.

Okahashi '902 discloses a random distribution of power supply contacts, with (only by chance and not design) a minority of power supply contacts being located on an extremity of the IC. Thus, Okahashi '902 fails to disclose a majority of power supply contacts on an extremity of an integrated circuit package or printed circuit board. The feature of providing a majority of power supply contacts being located on an extremity in the present invention provides the advantage of enabling de-coupling capacitors to be located as close as possible to the power supply contacts. This minimizes track length and therefore resistance to the power supply contact, as described at paragraph 26 of the specification.

Furthermore, Okahashi '902 discloses one clock pin on an outer row/column and one clock pin on a middle row/column. However, it is noteworthy that the patent teaches, at col. 2 lines 44-45, that the clock signals can appear anywhere (so long as they are substantially matched on other 'vertical' layers for the co-processor!) But, regarding clock signals, one ordinarily skilled in the art is only taught by Okahashi '902 to surround clock signals by V_{ss} or V_{cc} fixed potential signals to keep them away from data (variable potential) signals. "This arrangement causes the fixed potential pins to shield electromagnetically the surroundings of the clock signal". Thus, Okahashi '902 fails to disclose a majority of clock contact points on an outer portion of an integrated circuit package or printed circuit board. The feature of providing a majority of clock contact points on an outer portion of an integrated circuit package or printed circuit board provides the advantage of enabling clock generation components to be located as close as

Application No. 10/065,016 Filed: September 12, 2002 Page 3 of 4

Examiner: L. Cruz Art Unit: 2841

possible to the IC's clock contacts, as described at paragraph 25 of the specification. This minimizes track length, and therefore undesired parasitic capacitance and resistance, to the clock contact pins, as described at paragraph 27 of the specification.

Furthermore, Okahashi '902 discloses data contact points along one side of an IC, but specifically being arranged distal from the clock contact points. Thus, Okahashi '902 fails to disclose a majority of data contact points on an inner side of an outer portion of an integrated circuit package or printed circuit board. The feature of providing a majority of data contact points on an inner side of an outer portion of an integrated circuit package or printed circuit board provides the advantage of allowing relatively easy access in routing paths to/from the data points, as described at paragraph 35 of the specification.

Asada '540 discloses all power supply contacts randomly located on the outside of ground contact points. Indeed, the location of the power supply contact in FIG. 9B is the same as FIG. 1 (see col. 9 line 63 to col. 10 line 3) and is therefore NOT on the extremity. Thus, Asada '540 fails to disclose a majority of power supply contacts on an extremity of an integrated circuit package or printed circuit board. As mentioned above, the feature of providing a majority of power supply contacts being located on an extremity provides the advantage of enabling de-coupling capacitors to be located as close as possible to the power supply contacts. This minimizes track length and therefore resistance to the power supply contact, as described at paragraph 26 of the specification.

Furthermore, Asada '540 discloses nothing about specific locations of clock signal pins, save that pins generally can be located outside and/or inside a set of ground contact points. Thus, Asada '540 does not disclose a majority of clock contact points on an outer portion of an integrated circuit package or printed circuit board. The feature of providing a majority of clock contact points on an outer portion of an integrated circuit package or printed circuit board provides the advantage of enabling clock generation components to be located as close as possible to the IC's clock contacts, as described on page 13 line 23-29 of the specification. This minimizes track length, and therefore undesired parasitic capacitance and resistance, to the clock contact pins, as described at paragraph 25 of the specification.

Furthermore Asada '540 discloses nothing about specific locations of clock signal pins, save that the pins generally can be located outside and/or inside a set of ground

Application No. 10/065,016 Filed: September 12, 2002 Page 4 of 4 Examiner: L. Cruz Art Unit: 2841

contact points. Thus, Asada '540 fails to disclose a majority of data signal contacts on an inner side of an outer portion of an integrated circuit package or printed circuit board. As mentioned above, the feature of providing a majority of data contact points on an inner side of an outer portion of an integrated circuit package or printed circuit board provides the advantage of allowing relatively easy access in routing paths to/from the data points, as described at paragraph 35 of the specification.

By:_

Respectfully submitted, Olivier Boireau

Dated: 17 March 2003

Joel/E. Bair, Reg. No. 33,356

McGarry Bair PC

171 Monroe Avenue, NW, Suite 600 Grand Rapids, Michigan 49503

616-742-3500

G0088567